FPGA Service image

FPGA Development

Firmware Service Image

Firmware Development

Intellectual property Image

IP Development

Software Service Image

Software Development

Mobile App Service Image

App Development

Web Development Image

Web Development

Product Review Image

Product Review

Maintenance and Support Service Image

Maintenance and Support Service

Comparator

Comparator can be designed to compare multi bit numbers. The figure below shows 2-bit comparator's block diagram

comparator

The comparator compares two unsigned number P and Q, and gives comparison result on three output pins A, B and C. Pin A goes high, if P is greater than Q; pin B goes high, if input P is equal to Q and pin C goes high, if the input P is less than Q.

Below is the truth table for comparator...

Inputs Outputs
P1 P0 Q1 Q0
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
A B C
0 1 0
0 0 1
0 0 1
0 0 1
1 0 0
0 1 0
0 0 1
0 0 1
1 0 0
1 0 0
0 1 0
0 0 1
1 0 0
1 0 0
1 0 0
0 1 0


This circuit can be easily implemented using Karnaugh map, but for any application, We suggest you to explore availability of any comparator IC first.